MTS Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

MTS SILICON DESIGN ENGINEER 

 

The Role

The Infinity Fabric transport layer verification team is looking for an experienced pre-silicon verification engineer to help verify our configurable switches and die-to-die interconnect. Infinity Fabric is part of every new AMD product being developed across Client, Server, Graphics, and Semi-Custom markets. Our growing team needs additional senior engineering experience to help us enhance our configurable testbench and to mentor junior engineers.

 

THE PERSON: 

The preferred candidate will have proven experience verifying complex design blocks at the IP, SubSystem or SoC level using System Verilog/UVM or related technologies. He or she should be comfortable creating and executing on test plans in collaboration with design and verification colleagues in a metric-focused environment.

 

KEY RESPONSIBILITIES: 

• Develop and enhance System Verilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects
• Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture
• Understand TestBench Architecture and develop expertise in TestBench Verification Components
• Mentor junior engineers
  
  
  

• 8-12 years of industry experience
• Proficient in SubSystem level ASIC verification
• Architected and developed complex verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
• Experience in UVM TestBench Development for complex designs preferred
• Exposure to RTL design, software development, formal verification, or other related domains
  
  
  

• Bachelor’s or master’s degree in Electronics or Electrical or Computer engineering