Senior Physical Design Engineer - Server SoC And Chiplet Implementation

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

 the Role

The focus of this role is to plan, build, and execute the Physical Design for complex Chiplets in Server SoC in advanced technology nodes.   

 

KEY RESPONSIBILITIES: 

• Hands on experience with Block level and Top-level physical implementation.
• Good understanding and hands-on experience in lower node technologies. (5nm or below)
• Drive the design and implementation of large design blocks from initial concept through to tape-out.
• Execute synthesis for high-speed designs and lead the Place and Route processes while meticulously analyzing design results for optimization.
• Collaborate closely with cross-functional teams, including RTL/Logic designers, to facilitate seamless integration and problem resolution.
• Demonstrate strong problem-solving and work well with cross-functional teams
• Good listening, writing, and speaking English
• Good communication skills, strong interpersonal skills and flexibility
• Dedicated, hardworking and good team player
• Familiar with Unix/Linux environment and good at scripts
  
  
  

• Hands on experience in place and route flows including multi-voltage designs
• Hands on experience in industry standard Place & Route tools such as Fusion Compiler , ICC2 and Innovus
• Hands on experience with any of synthesis, STA, or physical verification domains
• Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables, electrical checks using FM & VSI
• Good control over scripting languages like Python, PERL, TCL and strong debug capabilities
  
  
  

• Masters or Bachelor’s degree in Electronics Engineering
• 8-12 years of experience in Physical Design flow and methodology development on advanced nodes such as 5nm & 3nm
• Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk
• Strong problem-solving skills and analytical thinking
• Team player, good work ethic, and excellent communication skills