Principal Analog Mixed-Signal Design Engineer

Role Overview

As an Analog Design Engineer at Tylsemi, you will design and deliver high-performance analog and mixed-signal circuits that enable robust, manufacturable silicon. This role spans a wide experience range (5–30 years) and is ideal for engineers who combine strong fundamentals with practical execution—translating system requirements into silicon-ready designs, validating performance across corners, and partnering closely with layout, verification, test, and product teams to drive first-time-right outcomes.

What You’ll Do

• Design of Voltage Regulators including high-efficiency power stages, error amplifiers, current sensing, adaptive load-line circuits, fast transient compensation, protection and telemetry.
• Modeling of mixed-signal subsystems including Regulator control loops, Power delivery network, DVFS subsystems etc. to guide architecture and design trade-offs
• Lead the collaboration with SIPI/PI, packaging teams to co-optimize VR and power delivery.
  
  

What We’re Looking For

• 12+ years of hands-on analog/mixed-signal IC design experience with a strong focus on high-current, high-efficiency power management (PMIC / IVR / DC-DC converters).
• Deep expertise in different voltage regulator topologies including control loops delivering large current at high switching frequencies.
• Hands-on experience in magnetics integration for high-density IVR — including inductor modeling, coupling effects, EMI/thermal co-optimization, and 3DIC package integration.
• Proficiency with industry-standard design and modelling tools including Cadence Virtuoso, Spectre, Clarity/EMX, MATLAB/Simulink.
• Experience in 2.5D, packaging flows and co-design with SIPI/PDN teams.
• Team player with excellent communication skills
• BS / MS / PhD in Electrical Engineering (Analog & Mixed-Signal focus)
  
  

Nice to Have

• Experience with state-of-the-art AI/HPC power delivery.
• Familiarity with advanced packaging flow and thermal/PI co-optimization
  
  

Success in This Role Looks Like

• Analog blocks meet spec with margin across PVT, mismatch, and post-layout effects
• Design reviews are crisp: requirements, tradeoffs, and risks are clearly articulated and managed
• Silicon bring-up converges quickly through strong correlation, structured debug, and decisive fixes
• Cross-functional partners (layout, verification, test, validation) can execute efficiently with clear interfaces and documentation
• Reusable design collateral and improved methodology reduce cycle time and increase first-pass success
  
  

About TylSemi, Inc.

The Opportunity

The AI infrastructure market is exploding. Every hyperscaler, every cloud provider, every AI company is building custom silicon. But they all face the same problem: how do you connect hundreds of chips, deliver clean power at scale, and move terabits of data without melting the package?

Thats what we solve. TylSemi builds the chiplet infrastructure IP — the IO, power delivery, and interconnect building blocks — that makes AI/HPC systems actually work at scale.

This isnt a nice-to-have. Its the critical path.

Why Now

The Market Window

The semiconductor industry is going through its biggest architectural shift in 40 years:

• Moores Law is dead. 2nm and beyond delivers marginal performance gains. The future is chiplets, not monolithic dies.
• Custom silicon is now mainstream. Google, Microsoft, Amazon, Meta, OpenAI — theyre all designing their own ASICs. The $50B custom silicon market is growing 30% annually.
• IO and power are the bottleneck. Solve hard problems and provide something which is a category in itself.
  
  

Translation: Were entering the market at exactly the moment when every major AI/HPC player needs what were building, and their alternatives are disappearing.

Culture & Team: How We Work

No Politics, No Bureaucracy

There are no layers, no approval chains, no corporate theater.

• If you have an idea, we test it. If it works, we ship it.
• No endless meetings, no PowerPoint presentations to convince middle management.
  
  

Remote-Friendly, Global Team

• US team: Bay Area preferred, but we hire the best people regardless of location
• India team: Building a world-class design center in Bangalore
  
  

Move Fast, Ship Real Products

Were not a research project. We have paying customers, committed capital, and aggressive timelines.

This is a company, not a lifestyle business. Were building to win.

What We Value

• Ownership mindset. Youre not here to execute someone elses roadmap. Youre here to define it.
• Bias for action. We move fast. Analysis paralysis doesnt fly here.
• Deep technical expertise. This is hard engineering. We need people whove shipped real silicon and debugged real hardware.
• Low ego, high standards. We dont care about titles or politics. We care about results.
  
  

The Ask

If youre reading this, youre probably comfortable. You have a good job at a stable company with all the benefits.

Were asking you to walk away from that and bet on us.

Heres Why You Should

• The market is real. AI infrastructure spending is $200B+ annually and growing 40% YoY. Every hyperscaler needs what were building.
• The team has done this before. Weve built and exited semiconductor companies at scale. This isnt our first rodeo.
• The traction is de-risked. We have LOIs, strategic investors, and a clear path to revenue.
• The work is consequential. Youre not optimizing someones ad click-through rate. Youre building the silicon infrastructure that powers AI.
  
  

This is the bet. Join us and build something that matters.

Or stay comfortable. No judgment.

But if youre the kind of person who wants to take the shot, wed love to talk.

READY TO JOIN?

---