Job Description

We are hiring a Physical Design Engineer to join our VLSI backend team. You will work on floorplanning, placement, and routing for design blocks, contributing to timing and area closure from RTL handoff through tapeout.

Key Responsibilities:

- Floorplanning, power planning, placement, and clock tree synthesis

- Routing, DRC/LVS clean-up, and signoff checks

- Timing closure at block level across corners and modes

- Physical verification and ECO implementation

- Collaborate with STA, DFT, and RTL design teams on block-level closure

- Support full-chip integration activities as needed

Requirements:

- 4-5 years of hands-on experience in physical design (floorplan through signoff)

- Proficiency with industry-standard P&R tools (ICC2/Innovus or equivalent)

- Solid understanding of STA fundamentals and DRC/LVS signoff flows



Job Details

Role Level: Associate Work Type: Full-Time
Country: India City: Chennai ,Tamil Nadu
Company Website: http://www.nhrms.com Job Function: Engineering
Company Industry/
Sector:
Human Resources Services

What We Offer


About the Company

Searching, interviewing and hiring are all part of the professional life. The TALENTMATE Portal idea is to fill and help professionals doing one of them by bringing together the requisites under One Roof. Whether you're hunting for your Next Job Opportunity or Looking for Potential Employers, we're here to lend you a Helping Hand.

Report

Disclaimer: talentmate.com is only a platform to bring jobseekers & employers together. Applicants are advised to research the bonafides of the prospective employer independently. We do NOT endorse any requests for money payments and strictly advice against sharing personal or bank related information. We also recommend you visit Security Advice for more information. If you suspect any fraud or malpractice, email us at abuse@talentmate.com.


ad 1
Talentmate Instagram Talentmate Facebook Talentmate YouTube Talentmate LinkedIn