Staff Engineer VLSI Design Engineering UVM System Verilog With 8 To 12 Years Of Experience
Talentmate
India
21st August 2026
2608-14229-76
Job Description
Company Description
Sandiskunderstands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we’re living in and that we have the power to shape.
Sandiskmeets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibilityforward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globallyforinnovation, performance and quality.
Sandiskhas two facilities recognized by the World EconomicForum as part of the Global Lighthouse Networkforadvanced 4IR innovations. These facilities were also recognized as Sustainability Lighthousesforbreakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world movingforward.
Job Description
Job responsibilities:
Lead the development and execution of comprehensive test plans, verification strategies, and verification infrastructure for complex IP blocks, sub-systems, and SoC designs
Design and implement verification environments using industry-standard UVM (Universal Verification Methodology) frameworks
Develop reusable and scalable verification components, including bus functional models, monitors, checkers, and scoreboards
Drive functional coverage-driven verification closure and ensure comprehensive design validation including Functional Coverage planning, development, debug and closure
Develop and maintain System Verilog Assertions (SVA) for design verification, including coding, porting, and maintenance activities
Collaborate with design architects, RTL designers, and post-silicon validation teams to ensure seamless verification integration
Create and optimize verification automation tools and scripts to enhance design and verification productivity
Investigate, debug, and perform root-cause analysis of design failures through cross-functional team collaboration
Mentor junior engineers and contribute to the continuous improvement of verification methodologies and best practices
Qualifications
8 to 12 years of relevant experience
Education:
B.E/B.Tech/M.Tech in ECE/VLSI/Electrical Engineering
Skills Required/Preferred
Bachelor's degree in Electronics and Communication Engineering (ECE), VLSI, or Electrical Engineering; Master's degree preferred
Advanced proficiency in C, Verilog, SystemVerilog, and UVM (Universal Verification Methodology)
Hands-on experience with industry-standard verification tools including Xcellium, Verdi, and JasperGold formal verification tools
Demonstrated expertise across the complete verification lifecycle, including planning, testbench development, test case development, regression management, coverage analysis, debugging, and sign-off
Proven ability to lead technical projects and manage stakeholder relationships effectively
Bring in AI/ML/Automation based initiatives
Excellent written and verbal communication skills with demonstrated ability to adapt to dynamic project requirements and deliver results under challenging schedules
Preferred Qualifications:
Experience with NAND flash memory protocols and memory design verification
Track record of mentoring junior engineers and contributing to process improvements
Experience with formal verification methodologies and assertion-based verification
Tools Experience/exposure
Xcelium simulator, Verdi Debugger, Jaspergold Formal, Vmanager Regression manager
Relevant end to end Verification tools exposure from leading EDA vendors
Additional Information
Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.
Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us atjobs.accommodations@sandisk.comto advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.
Searching, interviewing and hiring are all part of the professional life. The TALENTMATE Portal idea is to fill and help professionals doing one of them by bringing together the requisites under One Roof. Whether you're hunting for your Next Job Opportunity or Looking for Potential Employers, we're here to lend you a Helping Hand.
Disclaimer: talentmate.com is only a platform to bring jobseekers & employers together.
Applicants
are
advised to research the bonafides of the prospective employer independently. We do NOT
endorse any
requests for money payments and strictly advice against sharing personal or bank related
information. We
also recommend you visit Security Advice for more information. If you suspect any fraud
or
malpractice,
email us at abuse@talentmate.com.
You have successfully saved for this job. Please check
saved
jobs
list
Applied
You have successfully applied for this job. Please check
applied
jobs list
Do you want to share the
link?
Please click any of the below options to share the job
details.
Report this job
Success
Successfully updated
Success
Successfully updated
Thank you
Reported Successfully.
Copied
This job link has been copied to clipboard!
Apply Job
Upload your Profile Picture
Accepted Formats: jpg, png
Upto 2MB in size
Your application for Staff Engineer VLSI Design Engineering UVM System Verilog With 8 To 12 Years Of Experience
has been successfully submitted!
To increase your chances of getting shortlisted, we recommend completing your profile.
Employers prioritize candidates with full profiles, and a completed profile could set you apart in the
selection process.
Why complete your profile?
Higher Visibility: Complete profiles are more likely to be viewed by employers.
Better Match: Showcase your skills and experience to improve your fit.
Stand Out: Highlight your full potential to make a stronger impression.
Complete your profile now to give your application the best chance!