We are seeking a highly skilled EDA Engineer with solid experience in Cadence Virtuoso environments and a deep understanding of OpenAccess databases, SKILL scripting, foundry PDK/CDK integration, and schematic/layout tool automation. This role will collaborate closely with AI/EDA development teams to build seamless design flows and robust automation for our AI-powered analog design platform.
Key Responsibilities:
Develop, maintain, and optimize analog/mixed-signal IC design flows in Cadence Virtuoso and related EDA tools.
Create, modify, and optimize SKILL scripts for automation of layout, schematic, verification, and design environment tasks.
Manage Component Description Format (CDF) parameters and configurations for foundry PDK and CDK components/libraries.
Work extensively with the OpenAccess (OA) database API (using C++, Python, Tcl) to read, write, and manipulate design data including schematic, layout, connectivity, and library information.
Develop automation tools and workflows leveraging OpenAccess to integrate schematic and layout views, support PDK/CDK validation, and assist design data migration or QA.
Integrate and validate foundry PDK/CDK devices, parameterized cells (pCells), symbols, DRC/LVS decks, and simulation models with EDA tools.
Troubleshoot issues related to PDK integration, OA database consistency, schematic-layout synchronization, and environment setups.
Document technical processes, create reusable automation scripts, and contribute to team best practices.
Collaborate with AI and software teams to integrate EDA tools into Maieutic’s AI co-pilot platform and support continuous improvement of design automation.
Required Skills & Experience:
3–10 years hands-on experience working with Cadence Virtuoso analog/mixed signal design flows.
Strong proficiency in SKILL scripting for automation within Cadence schematic and layout environments.
Proven experience managing and customizing CDF files for parametric device libraries in Cadence.
Hands-on experience with OpenAccess (OA) database API: Familiarity with OA schema, ability to program in C++, Python, or Tcl to develop tools/scripts that access and modify OA layout and schematic data.
Deep understanding of foundry PDK/CDK structures, including parameterized cells, symbols, device models, layout generators, and associated design-rule decks.
Experience automating schematic and library processes using scripting languages (SKILL, Tcl, Python).
Solid knowledge of schematic editors/viewers and maintaining schematiclayout synchronization (LVS/Schematic Driven Layout).
Strong UNIX/Linux command-line skills and scripting abilities.
Experience with version control systems/tools used in EDA environments (Git, SOS, or equivalent).
Excellent communication skills and ability to operate effectively in a startup team environment.
Preferred Qualifications:
Previous work experience at Cadence or semiconductor companies specializing in Virtuoso toolchains.
Experience with Spectre, ADE simulation, and analog verification flows.
Understanding of semiconductor process technology and device physics applicable to analog/mixed-signal design.
Familiarity with AI/ML integration in design tools is a plus.
How to apply for this opportunity?
Step 1: Click On Apply! And Register or Login on our portal.
Step 2: Complete the Screening Form & Upload updated Resume
Step 3: Increase your chances to get shortlisted & meet the client for the Interview!
About Uplers:
Our goal is to make hiring reliable, simple, and fast. Our role will be to help all our talents find and apply for relevant contractual onsite opportunities and progress in their career. We will support any grievances or challenges you may face during the engagement.
(Note: There are many more opportunities apart from this on the portal. Depending on the assessments you clear, you can apply for them as well).
So, if you are ready for a new challenge, a great work environment, and an opportunity to take your career to the next level, dont hesitate to apply today. We are waiting for you!
Searching, interviewing and hiring are all part of the professional life. The TALENTMATE Portal idea is to fill and help professionals doing one of them by bringing together the requisites under One Roof. Whether you're hunting for your Next Job Opportunity or Looking for Potential Employers, we're here to lend you a Helping Hand.
Disclaimer: talentmate.com is only a platform to bring jobseekers & employers together.
Applicants
are
advised to research the bonafides of the prospective employer independently. We do NOT
endorse any
requests for money payments and strictly advice against sharing personal or bank related
information. We
also recommend you visit Security Advice for more information. If you suspect any fraud
or
malpractice,
email us at abuse@talentmate.com.
You have successfully saved for this job. Please check
saved
jobs
list
Applied
You have successfully applied for this job. Please check
applied
jobs list
Do you want to share the
link?
Please click any of the below options to share the job
details.
Report this job
Success
Successfully updated
Success
Successfully updated
Thank you
Reported Successfully.
Copied
This job link has been copied to clipboard!
Apply Job
Upload your Profile Picture
Accepted Formats: jpg, png
Upto 2MB in size
Your application for Senior EDA Engineer
has been successfully submitted!
To increase your chances of getting shortlisted, we recommend completing your profile.
Employers prioritize candidates with full profiles, and a completed profile could set you apart in the
selection process.
Why complete your profile?
Higher Visibility: Complete profiles are more likely to be viewed by employers.
Better Match: Showcase your skills and experience to improve your fit.
Stand Out: Highlight your full potential to make a stronger impression.
Complete your profile now to give your application the best chance!