Design Verification Engineer Silicon And Systems Group
Talentmate
India
12th August 2026
2608-1832-12704
Job Description
Description
As a Design Verification (DV) Engineer, you will be part of an advanced architecture team that is exploring new hardware designs to improve our devices. In this role, you will be responsible for defining the verification methodology and implementing the corresponding test plan for advanced functional blocks. You will participate in the design verification and bring-up of such blocks by writing relevant assertions, debugging code, test benches, test harnesses, and otherwise interacting with the extended team.
Role
You will work closely with multi-disciplinary groups including Product Design, Audio Technology, Computer Vision, Hardware Engineering, and Software Engineering, to architect and implement complex functional block that enable development of world-class hardware devices. In this role, you will:
Design world class hardware and software
Communicate and work with team members across multiple disciplines
Deliver detailed test plans for verification of complex digital design blocks by working with design engineers and architects
Create and enhance constrained-random verification environments using SystemVerilog and UVM
Identify and write all types of coverage measures for stimulus and corner-cases.
Debug tests with design engineers to deliver functionally correct design blocks.
Close coverage measures to identify verification holes and to show progress towards tape-out.
Participate in test plan and coverage reviews
Integrated 3rd party IPs/VIPs and transactors
Perform IP/SOC bringup in simulation, emulation and prototyping environments
The ideal candidate should have experience with RTL development environments, fluency in modern hardware description languages and verification methodologies. They should have experience verifying complex IP blocks from scratch that have successfully been integrated in SOCs or other such silicon that have been productized in consumer devices. We are looking for a self-driven individual who can work with architects, HW and SW developers and can quickly resolve blocking issues.
Basic Qualifications
Bachelor's degree in Electrical Engineering or a related field
Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing
Experience with test plan development, building the necessary test bench infrastructure, developing tests and verifying the design
Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
Experience with industry standard tools and scripting languages (Python or Perl) for automation
Experience in English-language communication skills, both written and verbal
7+ years or more of practical semiconductor design verification including System Verilog, UVM, assertions and coverage driven verification.
Experience defining verification methodologies
Experience with writing directed/constrained-random tests
Preferred Qualifications
Master's degree in Electrical or Communications Engineering or a related field
Experience in system-level debugging
Knowledge of SoC architecture
Experience with boot-up and bare metal flows for CPU cores
Strong programming skills in C and scripting skills in Python and/or Perl
Experience with high performance industry standard IO interfaces like AMBA AXI4, USB, MIPI etc.
Experience with PCIE Experience with formal verification
Experience with transaction level modeling Knowledge of FPGA and emulation platforms
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.
Searching, interviewing and hiring are all part of the professional life. The TALENTMATE Portal idea is to fill and help professionals doing one of them by bringing together the requisites under One Roof. Whether you're hunting for your Next Job Opportunity or Looking for Potential Employers, we're here to lend you a Helping Hand.
Disclaimer: talentmate.com is only a platform to bring jobseekers & employers together.
Applicants
are
advised to research the bonafides of the prospective employer independently. We do NOT
endorse any
requests for money payments and strictly advice against sharing personal or bank related
information. We
also recommend you visit Security Advice for more information. If you suspect any fraud
or
malpractice,
email us at abuse@talentmate.com.
You have successfully saved for this job. Please check
saved
jobs
list
Applied
You have successfully applied for this job. Please check
applied
jobs list
Do you want to share the
link?
Please click any of the below options to share the job
details.
Report this job
Success
Successfully updated
Success
Successfully updated
Thank you
Reported Successfully.
Copied
This job link has been copied to clipboard!
Apply Job
Upload your Profile Picture
Accepted Formats: jpg, png
Upto 2MB in size
Your application for Design Verification Engineer Silicon And Systems Group
has been successfully submitted!
To increase your chances of getting shortlisted, we recommend completing your profile.
Employers prioritize candidates with full profiles, and a completed profile could set you apart in the
selection process.
Why complete your profile?
Higher Visibility: Complete profiles are more likely to be viewed by employers.
Better Match: Showcase your skills and experience to improve your fit.
Stand Out: Highlight your full potential to make a stronger impression.
Complete your profile now to give your application the best chance!